sync block

begin

<sync-body>

end

parallel block

fork[ : label_name]

<parallel block>

join

initial block

initial <block>

always

always @ (reg-expr)

SystemVerilog always_*

generate (loop for wire type)